Quantcast
Channel: Zedboard - Zedboard Hardware Design
Viewing all articles
Browse latest Browse all 243

HDMI display control driver

$
0
0

Hello experts,
 
I have implemented the HDMI display control design in Vivado 16.2. The design works fine, but there is a small abnormal situation that every time I get DMA error: Start read transfer failed 9, when re-launching the application without newly programing the FPGA. I debug the VDMA register and get following printout:
 
AXI_VDMA - Partial Register Dump (uBaseAddr = 0x43000000):
     PARKPTR          = 0x00000000
     ----------------
     S2MM_DMACR       = 0x00000000
     S2MM_DMASR       = 0x00000000
     S2MM_STRD_FRMDLY = 0x00000000
     S2MM_START_ADDR0 = 0x00000000
     S2MM_START_ADDR1 = 0x00000000
     S2MM_START_ADDR2 = 0x00000000
     S2MM_HSIZE       = 0x00000000
     S2MM_VSIZE       = 0x00000000
     ----------------
     MM2S_DMACR       = 0x00010003
     MM2S_DMASR       = 0x00010003
     MM2S_STRD_FRMDLY = 0x00010003
     MM2S_START_ADDR0 = 0x00010003
     MM2S_START_ADDR1 = 0x00010003
     MM2S_START_ADDR2 = 0x00010003
     MM2S_HSIZE       = 0x00010003
     MM2S_VSIZE       = 0x00010003
     ----------------
     S2MM_HSIZE_STATUS= 0x00000000
     S2MM_VSIZE_STATUS= 0x00000000
     ----------------
AXI_VDMA - Checking Error Flags
 
Is it correct? In the xstatus.h file, it says that the device need to be reset, but I thought that by vfb_common_init and vfb_tx_init the device has already been reset.
 
Do you have any idea about it, how I could solve the error?
 
Best regards, YM


Viewing all articles
Browse latest Browse all 243

Latest Images

Trending Articles



Latest Images