Forums:
I am creating a project for SPI and I have connected a zynq processor and SPI interface in standard mode. I want it to be in master mode and only one slave to be connected.
I am not understanding how to give the ext_spi_clk and where to connect it to.
I tried using other IP clock clocks but every time the bit generation is failing.